

Substitute for form 1449A/PTO		Complete if Known	
INFORMATION DISCLOSURE STATEMENT BY APPLICANT		Application Number	10/676,307
		Filing Date	September 30, 2003
		First Named Inventor	Gaurab Banerjee
		Art Unit	2817
		Examiner Name	unknown
		Attorney Docket Number	42P16088
Sheet	2	of	2

NON PATENT LITERATURE DOCUMENTS			
Examiner Initials*	Cite No.†	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T*
en	3	HWANG J R ET AL, "Performance of 70nm Strained-Silicon CMOS Devices", 2003 Symposium on VLSI Technology. Digest of Technical Papers, (IEEE Cat. No. 03CH37407), June 10 2003, pgs. 103-104, XP002314312, Japan.	
da	4	International Search Report, International App. No. PCT/US2004/032460, Applicant Ref. No. P16088PCT, Completion Date: 1/21/05, Date Mailed: 2/15/05	

Examiner Signature MLS	Date Considered 3/21/5
-------------------------------	-------------------------------

*Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication.

Applicant's unique citation designation number: Applicant is to place a check mark here if English language Translation is attached.

Based on PTO/SB/08B (08-03) as modified by Blackly, Solokoff, Taylor & Zafman (v/r) 08/11/2003.
Send To: Commissioner for Patents, P O Box 1450, Alexandria, VA 22313-1450